CLAIMS

1. An integrated circuit comprising:
a plurality of configuration memory cells;
at least one transceiver containing components having selectable values, said components being configured by said plurality of configuration memory cells.

2. The integrated circuit of claim 1 wherein one of said components is a cyclic redundancy code generator.

3. The integrated circuit of claim 1 wherein one of said components is a cyclic redundancy code verification block.

4. The integrated circuit of claim 1 wherein one of said components is a serializer.

5. The integrated circuit of claim 1 wherein one of said components is a deserializer.

6. The integrated circuit of claim 5 wherein said deserializer further comprises configurable comma detection function.

7. The integrated circuit of claim 1 wherein one of said components is an elastic buffer.

8. The integrated circuit of claim 1 wherein one of said components is a loss of synchronization detector.

9. The integrated circuit of claim 1 further comprising:
a programmable fabric; and
at least one signal generated by said programmable fabric for controlling said values of said components.

10. The integrated circuit of claim 9 wherein one of said components is an encoder, and said at least one signal controls said encoder.

11. An integrated circuit comprising:

a programmable fabric;

a processor core surrounded by said programmable fabric;

a plurality of configurable transceivers located at the peripheral of said programmable fabric; and

a plurality of signal paths connecting at least one of said configurable transceivers and said processor core, at least a portion of each of said signal paths passing through said programmable fabric.

12. The integrated circuit of claim 11 further comprising a plurality of configuration memory cells, and wherein some of said memory cells are associated with said configurable transceivers.

13. The integrated circuit of claim 12 wherein at least one of said configurable transceivers comprises a cyclic redundancy code generator and a cyclic redundancy code verification block.

14. The integrated circuit of claim 12 wherein at least one of said configurable transceivers comprises a serializer and a deserializer.

15. The integrated circuit of claim 14 wherein said deserializer further comprises configurable comma detection function.

16. The integrated circuit of claim 12 wherein at least one of said configureable transceivers comprises an elastic buffer.

17. The integrated circuit of claim 12 wherein at least one of said configurable transceivers comprises a loss of synchronization detector.

18. The integrated circuit of claim 11 wherein said programmable fabric generates at least one signal for controlling at least one of said configurable transceivers.

19. The integrated circuit of claim 18 wherein at least one of said configurable transceivers comprises an encoder, and said at least one signal controls said encoder.